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The controlled depletion of electrons in semiconductors is the basis for numerous devices.
Reactive-ion etching provides an effective technique for fabricating both classical and quantum
devices. However, Fermi level pinning can occur, and must be carefully considered in the develop-
ment of small devices, such as quantum dots. Because of depletion, the electrical size of the device
is reduced in comparison with its physical dimension. To investigate this issue, we fabricate several
types of devices in silicon-germanium heterostructures using two different etches, CF4 and SF6. We
estimate the depletion width associated with each etch by two methods: (i) conductance measure-
ments in etched wires of decreasing thickness (to determine the onset of depletion), (ii) capacitance
measurements of quantum dots (to estimate the size of the active region). We find that the SF6
etch causes a much smaller depletion width, making it more suitable for device fabrication.
PACS numbers:
I. INTRODUCTION
Recently, there has been a renewed interest in modu-
lation doped, silicon-germanium quantum wells. Modu-
lation doped field-effect transistors (MODFETs) are po-
tentially attractive for communications applications be-
cause of their low noise, low cost, high speed, and com-
patibility with CMOS logic1. They are also the basis for
the high-mobility devices used in quantum dot quantum
computing2,3,4,5 and spintronics, where quantum coher-
ence plays a key role. Indeed, it is expected that silicon
will exhibit the most desirable coherence properties of
any semiconductor (except perhaps carbon) because of
its weak spin-orbit coupling and the availability of spin-
zero nuclear isotopes6,7. In the context of quantum com-
puting, the goal is to fabricate coupled quantum dots con-
taining individual electrons whose spins act as qubits4.
We have made recent progress towards this goal, over-
coming several materials and fabrication challenges8. In
this paper, we report on Coulomb blockade and single
electron tunneling experiments in which the number of
electrons in a silicon quantum dot can be held constant
for up to 11 hours. This fulfills an important milestone
towards qubit fabrication.
During the 1990’s, advances in materials science
and growth techniques led to the development of
high quality silicon-germanium quantum wells con-
taining two-dimensional electron gases (2DEGs) with
low-temperature electron mobilities of order 6 ×
105 cm2/Vs9,10,11,12,13. Further progress was hampered
by difficulties with leakage currents and parallel con-
duction paths14,15, and unavoidable defects associated
with the growth of strained heterostructures. However,
spurred on by quantum computing, and new technologies
like atomic layer oxide deposition, some important tech-
nological hurdles have been overcome. Reactive ion etch-
ing has emerged as an important fabrication tool and a
viable alternative to top-gating16. In this procedure, de-
vices like quantum dots are formed by physically carving
the 2DEG. External side gates for electrostatic control
can be fabricated in nearby regions of 2DEG by the same
method.
In this paper, we present evidence for Coulomb block-
ade in etched quantum dots and we investigate the deple-
tion of the 2DEG near etched surfaces. Etching damages
the crystalline structure, potentially introducing dan-
gling bonds and trapped charge. The resulting surface
states cause local pinning of the Fermi level near midgap
and, consequently, local modulation of the conduction
band energy. Thus, an electronically depleted region
forms near the etch trench. In some cases, edge deple-
tion can present a challenge for fabricating small devices.
However, there is also a benefit for quantum devices: be-
cause of depletion, the active 2DEG may be physically
insulated from defects and decoherence-causing centers
at the etch boundary.
Here, we estimate the depletion width of etched sam-
ples by two different methods. First, we use the etch
process to fabricate arrays of wires with different widths.
Through conductance measurements, we observe the on-
set of depletion in the narrowest wires and a linear de-
pendence of conductance vs. wire width for larger wires.
Second, we determine the capacitance of etched quantum
dots. Through realistic device simulations, we estimate
the electrical size of the dots, and the corresponding de-
pletion widths. The estimates for wires and dots are
in reasonable agreement. However, the two etches used
here, CF4 and SF6, cause very different depletion widths:
200-250 nm for CF4, and a vanishing width for SF6. We
attribute these differences to the number or nature of the
surface states.
2p- silicon substrate
Si1-xGex, x = 0-0.3
(step graded, relaxed)
8 nm strained silicon
4 nm silicon
14 nm Si0.7Ge0.3
14 nm Si0.7Ge0.3
phosphorus
dopants
FIG. 1: Cartoon sketch of the heterostructures used in this
work. The inhomogeneous region shows the result of reac-
tive ion etching. Etching proceeds more slowly for the silicon
active layer, causing a “silicon ledge.”
II. GROWTH AND FABRICATION
A Si/SiGe heterostructure was grown by ultra-high
vacuum chemical vapor deposition (UHVCVD)10,16. The
2DEG sits near the top of an 8 nm strained silicon quan-
tum well, grown on a strain-relaxed Si0.7Ge0.3 buffer
layer. The 2DEG is topped with a 14 nm Si0.7Ge0.3
spacer layer, and a 14 nm Si0.7Ge0.3 supply layer with
phosphorus donors. The final structure is capped with
35 A˚ of silicon, as shown in Fig. 1.
Ohmic contacts were formed with the 2DEG by evapo-
rating Au with 1% Sb and sintering at 400 ◦C for 10 min-
utes. For all experiments described below, the contacts
are made prior to reactive-ion etching. Using a hall-bar
geometry, the electron density of the 2DEG is found to
be 4 × 1011 cm−2, with a mobility of 40, 000 cm2/Vs at
2 K.
The devices studied here were fabricated by electron
beam lithography and subsequent CF4 or SF6 reactive-
ion etching. Extensive studies of this process have
shown that for most ion species (including those used
here), the etch rate of SiGe increases with germanium
content17. However, other factors, like rf power, gas pres-
sure, plasma creation processes, and preferential sputter-
ing of silicon, also affect the etch rate. As a consequence,
it is quite difficult to etch uniformly through composi-
tionally varying heterostructures.
For the devices used in this work, the heterostructures
were etched to a depth of approximately 120 nm – far
deeper than the 2DEG layer. Fig. 2 shows scanning elec-
tron microscope (SEM) images of our 3-gate dot and our
6-gate dot. We observe some rounding near the bottom
of the trenches, and a prominent silicon ledge of width
∼ 100 nm, due to the preferential etching of germanium
FIG. 2: Scanning electron micrographs of 3-gate and 6-gate
quantum dots studied in this paper. The etched structures
include source (s) and drain (d) leads, a quantum dot (qd),
and several side-gates (g1-g6). (In the lower dot, gate 6 and
the drain lie outside the viewing area.)
(see Fig. 1). The undercutting below the silicon ledge is
slightly non-uniform.
In the following, we measure the depletion widths from
the inner perimeter of the silicon ledge. Inside this ledge,
the silicon layer remains mainly intact. However, the
contained 2DEG is depleted, due to strain effects and the
close proximity to surface trap states. In the unetched,
“bulk” regions of our devices, we observe differing deple-
tion widths, depending on the etch.
III. ETCHED WIRES
Nine wires were patterned on two different chips us-
ing the CF4 reactive-ion etch. The wires had different
widths, ranging from 200 nm to 1350 nm, and all the
devices were electrically isolated from one another. A
typical device is shown in Fig. 3.
As discussed above, the wires have an electrical width
smaller than their physical width, due to the depletion
of the 2DEG near the etch boundaries. This effect has
been studied previously in patterned wires18,19,20. Here,
we investigate edge depletion through transport measure-
ments. The conductance of the wires should be propor-
tional to their electrical width. For progressively narrow
wires, the 2DEG will eventually cease to conduct. The
onset of zero conductance therefore indicates full deple-
tion, and provides an estimate of the depletion width. We
assume the depletion width is the same for all the wires
on a given chip, due to identical fabrication conditions.
35 µm
FIG. 3: Atomic force microscope image of a fabricated wire.
The darker regions are etched, leaving a narrow channel be-
tween the leads.
In Fig. 4, the two-point conductance is plotted for each
of the wires, as a function of their physical width. Two-
point measurements were used instead of four-point mea-
surements in order to maximize the number of wires on
a given chip for a given cool-down. Each data point rep-
resents an individual wire. The two chips are identified
by different symbols. All the measurements are made at
2 K.
As expected, the wire conductance was found to vary
approximately linearly with the physical width. A line
fit through the higher data points intersects the x-axis
at about 400 nm for both chips, suggesting a depletion
width of about 200 nm on either side of the wires.
IV. QUANTUM DOTS
Several quantum dots were fabricated by reactive ion
etching. Here, we report on the two dots shown in Fig. 2.
Although similar etching procedures were applied in the
two cases, the 3-gate dot used the CF4 etch, while the
6-gate dot used the SF6 etch. All the components of
FIG. 4: Conductance vs. wire width, for nine wires on two
different chips. The different symbols correspond to different
chips. The lines show the result of fitting to the non-zero
data. The x-intercepts give an estimate of (2×) the depletion
width.
1 2 3
0
1
2
3
4
5
6
 
 
I(
p
A
)
V
g3
(V)
6
5
4
3
2
1
0
I 
(p
A
)
1               2               3
Vg (V)
-50 -40 -30 -20 -10 0
0.15
0.20
0.25
0.30
0.35
 
 
I(
p
A
)
V
g
(mV)
0.35
0.30
0.25
0.20
0.15
I 
(p
A
)
-50     -40     -30     -20    -10       0
Vg (mV)
(a)
(b)
FIG. 5: Coulomb blockade current peaks as a function of
gate voltage for (a) the 3-gate dot, and (b) the 6-gate dot.
the devices (dot, leads, and gates) were etched from the
same 2DEG, with no additional metal top-gates. Be-
cause of the considerable etch depth (120 nm), we could
detect no current flow between the side gates and the
dots. However, in other experiments, not reported here,
small leakage currents were observed for shallower etch
depths (< 100 nm). We conjecture that dislocation arms
running underneath shallow etch trenches may connect
the gates to the dot in such devices. Here, all side gates
were contacted ohmically and grounded, unless otherwise
noted.
The source and drain leads, together with the quan-
tum dot, are formed from a single structure. However,
the necks between the dot and the source-drain leads
are designed to give transport resistances slightly larger
than the resistance quantum e2/h ≃ 25 kΩ. Thus, the
necks form tunnel barriers, even when the side-gates are
grounded. By adjusting the voltages on different side-
gates, we can tune the number of electrons on the dot
and the tunnel couplings to the source and drain leads.
Additional details are provided in Ref. 16.
Several types of transport measurements are performed
on the dots. First, we measure the current through the
quantum dot while varying the voltage of a side-gate Vg,
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FIG. 6: Stability plot for the 6-gate dot, as function of gate
and source-drain voltages. Measurements were performed at
300 mK, and show no switching events over the 11 hour mea-
surement window. Diamonds are drawn as a guide to the eye.
but holding the bias voltage between the source and drain
constant. As shown in Fig. 5, we observe periodic oscilla-
tions of the transport current through the quantum dots.
The peaks indicate charge quantization in the dots, with
successive peaks corresponding to an increment of one
electron21.
The spacing between consecutive peaks ∆Vg is gov-
erned primarily by the plunger gate capacitance, Cg =
e/∆Vg, which determines the energy of the dot relative
to the leads. For the 3-gate dot, we observe gate capac-
itances between 0.7 and 1.3 aF16. Note that, because
of the larger separations (and weaker couplings) between
dots and gates in side-gate devices, various combinations
of gates can be used for plunging, giving slightly different
capacitances. For the 6-gate dot, we tie together two of
the six gates (g1 and g5 in Fig. 2) to produce the gate
voltage Vg, while grounding the other gates. The result-
ing data in Fig. 5(b) correspond to a gate capacitance of
11 aF. Thus, the 6-gate dot has a much larger gate capac-
itance than the 3-gate dot, signaling a smaller depletion
width in the former.
A stability plot for the 6-gate dot is shown in Fig. 6.
The data were taken over an 11 hour window, in which
no charge switching events occurred. This represents a
significant improvement over the 3-gate dot, as reported
in Ref. 16. In part, we attribute the enhancement to the
etching process: the SF6 etch appears to generate a lower
density of surface states, and a corresponding lower fre-
quency of charge switching. However, the measurement
was also performed in a 3.6 T magnetic field, known to
reduce charge noise.
The shape of the Coulomb diamonds in Fig. 6 provides
further information about the dot capacitance CΣ. In
the conventional theory of Coulomb blockade22, trans-
port phenomena are explained in terms of the chemi-
cal potentials of the N -electron dot, and the left and
s
qd
d
g1
g2
g3
vacuum
conductordielectric
FIG. 7: Simulation geometry for the 3-gate dot.
right leads, µdot(N), µL, and µR, respectively. At low
temperatures, transport across the dot occurs only when
µL > µdot(N) ≃ µdot(N +1) > µR. Such considerations
allow calculations of the shape of the diamonds. The re-
sulting height (from tip to tip) is given by 2e/CΣ, from
which we determine CΣ. Thus, in Ref. 16, we determined
e2/CΣ = 3.2 meV for the 3-gate dot. For the 6-gate dot,
the analysis has large error because of the broad conduc-
tance peaks in Fig. 5(b). We find CΣ ≃= 230 aF, with a
charging energy of 0.70 meV.
We can use these capacitance values to estimate the
diameter of the electrically active regions of the quantum
dots. Treating the dot as a conducting disk surrounded
by an infinite dielectric obtains the conductance formula
CΣ = 4ǫD, (1)
where ǫ = 11.4ǫ0 is the low-temperature dielectric con-
stant of silicon and D is the diameter of the disk. (Note
that in our calculations, we assume materials parame-
ters consistent with silicon, rather than Si0.7Ge0.3. This
is convenient because (i) the dielectric constants of the
two materials differ by only 6% at room temperature23,
(ii) low temperature parameters for SiGe are not well
known.) Eq. (1) is clearly an approximation. It does
not incorporate the complex structure of the real device.
In particular, it does not take into account the bending
of the electric field lines at the vacuum interface or the
metallic leads. For side-gate devices, the interface has a
stronger effect, so that Eq. (1) over-estimates CΣ for a
given D. In Sec. V, we treat this problem more carefully
using numerical techniques.
From Eq. (1), we can back-out an estimate for the elec-
trical width of the dot (as opposed to the actual physical
width), using our estimates for the dot capacitance. For
the 3-gate dot, we find an electrical diameter of 124 nm,
compared to a physical width of 720 nm (measured from
the silicon ledge). For the 6-gate dot, we find an electrical
width of 570 nm. Within our error bars, this is the same
as its physical width, given by 560 nm. Since the ap-
proximations leading to Eq. (1) under-estimate the size
of the dot, the depletion width in the 6-gate dot must be
5FIG. 8: Top-view of the simulation geometry (Fig. 7), show-
ing the etch boundaries (white lines), and the boundaries of
the buried 2DEG (colored lines). Three depeletion boundaries
are shown, corresponding to three different depletion widths.
The curves overlay an AFM image of the 3-gate dot. The
imaged area is 4 µm × 4 µm.
vanishingly small. Thus, the capacitance measurements
indicate a much larger depletion width for the 3-gate dot.
Based on our measurement of the electron sheet den-
sity, far from the etched boundaries, and our estimates
of the dot diameters, we can determine the number of
electrons in our dots. Using Eq. (1), we find 50 electrons
for the 3-gate dot. (A better estimate for the dot diam-
eter, in the following section, gives 170 electrons.) For
the 6-gate dot, we estimate 1000 electrons. We point out
that in spite of this large number, single electron charg-
ing effects are still prominent, and the operation is very
stable.
V. MODELING OF THE QUANTUM DOT
We can improve on the estimate of Eq. (1) by perform-
ing more accurate numerical modeling of the physical de-
vice. We specifically consider the 3-gate dot of Fig. 2.
The three-dimensional model geometry used in our
simulations is shown in Fig. 7. The solid regions corre-
spond to dielectric material, which we model with silicon
materials parameters, as discussed above. The exclu-
sions in the solid are metallic, corresponding to unde-
pleted 2DEG regions in the gates and leads. These are
properly modeled by fixed-voltage boundary conditions.
Since the depletion width is not known initially, we
perform our simulations for many different 2DEG bound-
aries. A top-view of several of the boundaries is shown
in Fig. 8. The curves overlay an AFM image of the de-
vice. The depletion boundaries are taken to be equidis-
tant from the physical boundaries. This separation cor-
responds to the depletion width. The necks between the
dot and the source-drain leads are assumed to be fully
depleted, as consistent with experimental evidence.
The capacitance matrix, relating charges to volt-
ages for a system of conductors, is given by24 Qi =∑n
j=1 CijVj . The conventional capacitances correspond
to the diagonal coefficients Cii. These are computed in
our simulation by setting the voltages on all the gates
to zero, except for the conductor of interest. Thus, the
calculation of CΣ proceeds by setting the voltage of the
quantum dot to 1 V, and the other gates to 0 V. The
resulting charge on the quantum dot is equal to its ca-
pacitance in units of Farads (F).
In this way, a finite element analysis25 obtains the ca-
pacitance of the dot as a function of its size. For the
experimental value CΣ = 50 aF, our simulations give a
corresponding dot diameter of 233 nm, and a depletion
width of 244 nm. This dot size is nearly two times larger
than the estimate of Eq. (1). Thus, the numerical result
more closely matches the estimate obtained in Sec. III,
and confirms our expectation that Eq. (1) should under-
estimate the true electrical diameter.
VI. DISCUSSION
We have seen that devices fabricated with the CF4
and SF6 etches exhibit some important differences. For
the CF4 etch, we observe a significant depletion width,
while for the SF6 etch, the electrical width of the dot is
nearly the same as its physical width. We believe these
differences can be attributed to a change in the number or
the nature of surface charge states caused by the different
etching procedures. Yet, there is a contradiction, which
is most striking for the SF6 dot. Although the dot itself
remains undepleted, this cannot be true for the adjacent
tunnel barriers. How can we understand this apparently
non-uniform depletion?
There are several competing effects which contribute
to the observed behavior. The dominant effect is electro-
static. The surface states attract charge from the sup-
ply layer, forming a band that pins the Fermi level near
midgap26. The redistribution of charge induces electric
fields, which bend the conduction band locally. The de-
pletion of the 2DEG near the silicon ledge therefore de-
pends on the number of filled traps, and their position
in the band gap. In the vicinity of the quantum dot, the
density of trapped charge at the etch boundary is high,
due to the convergence of side-gates and other structures.
Thus, there should be a local enhancement of the deple-
tion width, due to electrostatic effects. By this argument,
we might expect a larger depletion width in a quantum
dot than a wire. Indeed, this seems to be the case for our
experiments.
Because the walls of the tunnel barriers are so closely
spaced, we also expect this part of the device to exhibit
enhanced depletion. To model the electrostatics of the
surface states, we perform a simulation of the 6-gate dot,
introducing a uniform charge density on both the top and
etched surfaces. (The boundary of the etched structures
is taken to be the inner perimeter of the silicon ledge,
6FIG. 9: Atomic Force microscope image of the 6-gate dot
in Fig. 2. The silicon ledge is observed as a ∼ 100 nm rim
around each gate.
rather than the outer perimeter – see Fig. 9.) For sim-
plicity, we do not include screening by the 2DEG. Such
a model is incomplete, but it provides insight into the
effects of surface charge. The computed electrostatic po-
tential gives a good approximation of the locally varying
conduction band. In a real device, depletion occurs when
the band energy lies above the Fermi level. In our model,
depletion occurs when the potential is larger than a par-
ticular equipotential line.
Two possible depletion boundaries are shown in
Fig. 10. The solid line describes a situation most consis-
tent with the SF6 etch and the 6-gate quantum dot. Here,
the dot and the leads show almost no depletion, while the
tunnel barriers are fully depleted. The tips of the side-
gates are also partially depleted, as most evident in the
narrower gates. The dashed line shows a different equipo-
tential with much greater depletion. Because Poisson’s
equation is linear, the same outcome could be obtained
with the former equipotential criterion, but a larger sur-
face charge density. (In contrast, the self-consistent sim-
ulations discussed below are non-linear.) The dashed line
shows significant depletion of the quantum dot, as well
as in the source, the drain, and the side-gates. The over-
all picture is consistent with our measurements in the
3-gate dot. We conclude that devices using the CF4 etch
are more strongly affected by the electrostatics of surface
states.
In addition to electrostatic effects, quantum kinetic en-
ergy can also contribute to the depletion of a narrow
tunnel barrier. Typically, such effects becomes notice-
able in devices smaller than ∼ 100 nm. In Fig. 9, we
see the minimum barrier width (not including the silicon
ledge) can be as small as 80 nm. Treating the barrier
as a square well gives the transverse confinement energy
~
2π2/2m∗L2b = 0.3 meV, where Lb is the barrier width.
If the effective width of the barrier is further reduced by
the electrostatic potential from the surface charges, the
confinement energy can easily reach several meV. Since
this is a characteristic energy scale for quantum dot de-
FIG. 10: Color scale results for the electrostatic potential of
the 6-gate dot (arbitrary units), with etch boundaries at the
inner silicon ledge. (See Fig. 9.) The potential is evaluated at
the 2DEG layer. Two equipotential lines are shown. The solid
curve shows a depletion boundary consistent with capacitance
measurements in the 6-gate dot.
vices, it is reasonable to assume that confinement effects
may also play a role in the depletion of narrow channels.
To facilitate the development of etched devices, it
would be desirable to perform simulations that include
both electrostatic and quantum mechanical effects, while
allowing charge to move between the trap states, the sup-
ply layer, and the 2DEG, to satisfy electrochemical equi-
librium. A goal would be to determine the charge pro-
file and the depletion boundary self-consistently. A re-
cent theory by Fogler has made steps in this direction by
determining the depletion boundary self-consistently28.
Charge redistribution and quantum effects are not yet
included in the theory.
VII. CONCLUSIONS
We have obtained experimental estimates for the
2DEG depletion width in etched silicon heterostructures
by (i) a conductance technique involving etched wires and
(ii) a capacitance technique involving etched quantum
dots. For the CF4 etch, the two estimates give 200 nm
and 244 nm, respectively. For the SF6 etch, we observe
a small or vanishing depletion width by the capacitance
technique. Thus, SF6 appears especially useful for fabri-
cating small devices.
By means of simulations, we have shown that the de-
pletion width is locally varying in etched devices, as con-
sistent with the experimental observations. The shape of
the depletion boundary depends many factors, present-
ing a challenge for device design. However, we believe
that theoretical and numerical tools should be available
in the near future.
The proximity between gates and dots forms an im-
portant control issue, since it determines the capacitive
7coupling of the side-gates. For the devices studied here,
the minimum separation between undepleted regions in
neighboring dots or side-gates is about 200 nm in SF6-
etched devices, reflecting the width of the silicon ledge.
We believe this level of control will enable the develop-
ment of many types of silicon devices for experiments
and applications. In the context of quantum computing,
this work forms a promising step towards silicon qubits.
Ultimately, such devices will require a fabrication reso-
lution as small as 50-150 nm4. We anticipate that im-
provements in theoretical design tools, and etching and
top-gating techniques, will enable us to achieve this goal.
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